The contribution of this paper is two-fold. First, we describe two ways to construct multivalued atomic n -writer n -reader registers. The first solution uses atomic 1-writer 1-reader registers and unbounded tags. The other solution uses atomic 1-writer n -reader registers and bounded tags. The second part of the paper develops a general methodology to prove atomicity, by identifying a set of criteria which guaranty an effective construction for the required atomic mapping. We apply the method to prove atomicity of the two implementations for atomic multiwriter multireader registers.
1. Introduction When two processors communicate, they may do so using a shared memory, i.e., one processor writes the message in it and the other processor reads the message from it. Less obvious is the case when the processors communicate by message passing. In [Lamport1986] it is pointed out that the message is put in a buffer at the receiver's end, and a Bag is set. The receiver periodically tests the flag, and fetches the contents of the buffer when the flag indicates that the buffer contains a message. Logically, the flag register is a shared register between the sender who can write it, and the receiver who can read it. Thus, concurrent reading and writing of a shared register is more basic than mutual exclusion, semaphores and the like, which require interprocess communication. Solutions to the prob- 0272-5428/86/0000/0233$01.00 © 1986 IEEE 233 lem of concurrent reading and writing which rely on mutual exclusion or any other method which serializes the concurrent actions by executing them in sequence (and therefore having one action wait for another) only shift the problem to another level. Another issue in favor of truly concurrent reading and writing is variation in speed of different technologies. E.g., when a Cray XMP communicates with an mM PCjr, the Cray is several orders of magnitude faster, and solutions requiring exclusive access to the shared register would slow the faster machine down to the speed of the slower one. We analyse the problem of how to implement a shared register which can be written and read by all participating processors in a truly concurrent fashion. I.e., without any restrictions to prevent simultaneous access and making no assumptions about the relative durations of the read's and write's, or about the actual timing of the lower level constituent actions. The implementations preserve the property that the read's and write's 8eem to take place in an indivisible instant of time each, and in a particular order. Each action can be thought to take place in an atomic grain of time, and this time atom is situated somewhere in the action's finite time span as used by the executing processor in reality. This latter condition ensures that an external observer of the processors cannot find contradictions; the actions may have taken place in this order according to the observed results, Le. external consistency. Moreover, the sequence of values written and read by the successive atomic actions in the particular order have the register property: an atomic read following an atomic write, without other atomic write's in between, returns the value that atomic write wrote, i.e. internal consistency. A sequence of such seemingly atomic read's and write's, which are both externally consistent and internally consistent is called an atomic run. A shared register, such that all system executions of read's and write's by the participating processors are atomic runs, is called an atomic register.! We construct multivalued atomic registers which can be read and written asynchronously by many processors. The solutions do not require one process to wait for another. This rules out any solution using mutual exclusion, synchronization, execution rounds, and so on. The roots of the problem under consideration are hardware design issues of concurrent accesses to registers by asynchronous components, and asynchronous interprocess communication.
Results. The result of the paper is two-fold. First, we describe two ways to construct multivalued atomic n -writer n -reader registers. The first solution uses multivalued atomic i-writer 1-reader registers and unbounded tags. The other solution uses multivalued atomic I-writer n -reader registers and bounded tags. The second part of the paper develops a general methodology to prove atomicity, by identifying a set of criteria which guaranty an effective construction for the required 'atomic mapping,' cf. below. We apply the method to prove atomicity of the two implementations for atomic multiwriter multireader registers.
Tag Size. We call the number of bits needed to represent the values, which have to be written into a register, the range of that register. The first construction below solves the problem how to implement an atomic n -reader n -writer register R using a matrix of n 2 atomic I-reader 1-writer registers R. ,j . (Such registers exist in the sense that Lamport [LamportI986] has exhibited an implementation from existing hardware components.) In this solution, the range V' of the constituent registers R i ,i is bounded by V' :5 V +logT, where T equals the maximum number of actions issued to R , and V is the range of the register R being constructed. The second solution below solves the same problem, starting from atomic I-writer n -reader registers, where the range of values written into the constituent reqisters is bounded by V'~V +4n 2 log n. At the 234 cost of some complication this bound may be improved to V' :5 V +4n log n.
The number T of tag bits used by a solution is V' -V . A solution uses bounded tag8 (Le., V' -V <00) if the range of constituent registers is bounded as a function of the range of the constructed register and the number of processors, otherwise it is said to use unbounded tag8. In the unbounded tag solution above, the largest tag which ever needs to be used is bounded by the total number of read and write actions of the constituent processors in the lifetime of the system. Since it is not likely that the number of such actions will exceed, say 2 100 , the cross-over point where the unbounded tags solution becomes superior to the bounded tags solution is for a number of participating processors between 10 and 20. (Note, that atomic I-writer n -reader registers using bounded tags, have not yet been constructed.)
Related 'Work. Motivation and explanation of the defined concepts and their relevance to current computing issues can be found in [LamportI986, MisraI986] . In the former paper, Lamport gives an implementation of a multivalued atomic I-writer, I-reader register. In [Peterson1983] an atomic I-writer n -reader m -valued register is constructed using n +2 8ale n -reader m -valued registers (i.e., registers that return the correct value if no Write overlaps the Read, and some value from the correct domain otherwise), 2n atomic, boolean, I-reader registers, and two atomic, boolean, n -reader registers. (It is not known how to construct the last type.) Misra [MisraI986] has investigated axioms for the design of multiwriter registers. Bloom [BloomI986] has constructed an atomic 2-writer, n -reader register from atomic I-writer n -reader registers. For an atomic register it seems that all actions take place at nonoverlapping intervals as defined by th'e shrinking .mapping consistent with a rUDe For convenience, we may think these intervals shrunk to single points, so that we can conceive of the actions as being executed man indivisible grain of time.
Problem. Given simple atomic registers, implement more general ones. In particular, (a) given atomic n -reader I-writer registers implement atomic n -reader n -writer registers, or better, (b) given atomic I-reader I-writer registers (Lamport registers) implement atomic 1& -reader n -writer written, for a Read the· new value is the value v". held by a register R j", which held the lexicographical maximal tag (t maJU m ).
The atomic subactions of a Read or Write by processor i consist of first reading all atomic registers in its associated column, and then writing all atomic registers in its row. The order within the reading phase and within the writing phase is arbitrary, symbolized by the "for all i in SET" construct.
Second Solution (Struldbrugg Protocol 2 )
The architecture consists of n atomic I-writer nreader registers, R b . . . , R. . There are n processors 1, ... , n, each i is connected to 'the write-terminal of R. and to a read-terminal of each R j (1~j~n). The n registers form an array A with register R. the i th element. A processor i can write register R i and read all registers in A .
Outline of the Protocol
On the first approach, the protocol is similar to the unbounded tags case. Namely, the writer draws a new "ticket" every time it writes, and the reader returns the value of the most recent "ticket". Every writer draws from a separate pool of tickets. Thus, each processor (c.q. register) has its own tickets. The main idea is to maintain a bounded number of tickets, and keeping track of the ordering in which they were issued. However, to facilitate the presentation, we assume that every time that a certain ticket is redrawn, a special unbounded draw number is attached to that ticket, which is incremented by 1 with every draw. Later, we show how to get rid of those draw numbers, showing that at any given time, all existing tickets with the same name have necessarily the same draw number.
It still remains to keep track of tickets with different names. For that purpose, the tag called view in R. is an array which contains in the i th position the name of the current ticket of R., and in position i contains the ticket which was register Rj 's current ticket at the time it was last polled by i. Before i issues a new ticket in a Write, it looks at the views kept at each register, and then selects as the new ticket for the i th entry of its own new view a ticket which does not appear as the i th entry in any of the polled views. There is one-to-one correspondence between the value written by the write of i, the ticket (including draw number), and the view in R. whose i th entry is that ticket. The j th entry (j:;':i) of the new view consists of the i th entry of the current view polled
Readers read all views from all registers and determine the processor which wrote 'latest,' by comparing the views. Namely, if the ith entry of the i th view occurs as the i th entry of the j th view, then the i th view is deo tJo/ente written later than the i th view.
The method as described does not suffice, because it cannot keep track of views which are in "transit", i.e. views that have been read, but the action who read them has not terminated yet. For instance, when there is a very long read, which overlaps many actions of some processor, say 100 write actions, it is impossible to predict which one of those 100 views will be actually read by the reader. However, the writer should avoid picking a ticket that appears in a view which is read, since the new ticket will be confused with its old version. This complication seems to force us to use unbounded histories as tags in the registers.
The following mechanism, referred to as Send-Receive mechanism, solves this problem. Effectively, in the situation where a long action overlaps many short actions of another processor, it makes it appear that the long action polled the result of the' first short action among overlapped ones, or the one preceding it.
Preliminaries
Every variable mentioned in the algorithms is said to be owned by a processor. A variable, owned by processor i, is represented by a certain field in its register R.. By construction of the array A, only the processor i can write this variable. Whenever the processor writes a variable it owns, it does so to the associated field in its register. Every pc essor can read the value of this variable from that register.
The algorithm revolves around the sending of messages between senders and receivers and the views held by the readers and writers. Informally, the sender sends a new message to the receiver if the previously sent message has been received or if the receiver is "idle". To indicate whether the receiver is idle or not, the receiver writes this information onto Bit8. The Bits consist of a Flag and an Altematingbit. [j] . The writer then discredits all its own tickets occurring in any field of any register, Le., Message, View and Received. The new ticket drawn by the writer is an arbitrary own ticket which is not discredited. For convenience, we imagine the value which is the input to the Write attached to this new ticket. Then a new view is composed, the j th entry consisting of the j th entry of the view, Le. seen(j], which is the output of the Received procedure for R j as sender, j ri. The newly drawn own ticket is the i th entry of the new view. Then the new view is written to the own field View. Finally, the writer writes 0 to its Flag field, to indicate the end of Write.
Upon invocation of the Read, the reader writes 1 in its Flag field, to indicate action in progress, and complements the Alternatingbit field. Oonvention. Variables without capitals are local variables of the executing processor. Variables with capitals are fields in registers, which are read and written by the executing processor in its own register, and are 'Read-from-X' by the executing processor from another register X. All 'Read-from-X' operation executions in a Read or Write are performed in one lower level read of register X. Each operation execution of a Read or Write starts with one lower level write to the own register to set Bits, continues with one lower level read of each other register to obtain data (the processor either does a lower level read to its own register or just remembers what it wrote last), and ends with one lower level write to the own register to set Flag to o and write the appropriate fields. Note that all the registers involved, i.e., the elements of A, are atomic. 
Method and Proofs
The atomic constituent registers of an implementation support the constituent lower level actions of a higher level action of the register constructed by way of solution. The lower level. actions start when a processor starts executing them, and end when the processor finishes executing them. Because of atomicity, there exists a point in this interval at which the action seems to take place. We use those mathematical fictions -i.e., the instants of time at which the action may be thought to take place instantaneously -in our formal reasoning. In particular, s (a ) is an instant of time during which the first lower level atomic action of a can be thought to take place, and I (a ) is an instant of time during which the last such subaction can be thought to happen.
Auxiliary Constructs. Below we need additionally the following polling mapping. 
I (w)<s(w' )<1 (r) and Wi =pi(r). (I.e., if
there is a Write w of i which properly precedes a Read r, then either w is polled by r or a later action w' (of i), which starts before r finishes, is polled by r .) (P4) For all Reads r, no Write w satisfies We show that the first situation is impossible. The impossibility of the others follows by the essentially the same argument. Claim e. We can construct "i!i=0I ·u, so that the images of the elements of Sunder u form a set of nonoverlapping influence intervals.
I (1r{r ))<s (w )<1 (w )<s (r)
Proof. By Claim 1, u maps the elements of S such that the only possibilities for overlapping influence intervals under u which are left are (i) -(iii): 
The last remaining. possibility for overlapping influence intervals is: Thus the situation is as follows:
We can now shift the pair 'u(w_2)u(r_2), to immediately before 'u(w_l)'. In this way, we obtain a mapping as follows:
This reduces the amount of nesting of the influence intervals. We iterate this procedure until all proper nesting has disappeared, and compose the resulting mapping 01 with the previous mapping u to '(;=01 ·u. End proof of Claim 2.
Trivially, we can map all Reads r' , with 1I"{r' )=1I"{r), such that 8 (r' )<8 (r) in between the images u(11"{r » and u( r ).
(3) A dead Write W is one such that for no Read r eS -W holds w =11"{ r). By (P4), for no dead Write w is there a Read r such that
I (1I"{r))<8(w)<1 (w)<8(r), 8(r) maximal.
So, after having constructed (7 as in (1), composed it with a mapping tI to (j as in (2) Proof. (PI). a) By construction 11"{ r) is an entry of p(r ), for all Reads r E8 -W .
b) The action digraph G is a subgraph of the digraph with N X {I, ... , n} as the set of vertices (N is the set of natural numbers) and a directed edge i -+ i from vertex i to vertex i if i is lexicographically less than j . Consequently, G is acyclic for p and p' . 
u(/(1I"{r»)<8(W) and u(/(w»)<a(r).
We analyse case (a). Case (b) is analogous. By definition of u, there is a Read r' such that w=1I"{r' ), and I (r' )=0- (1 (w»<8(r) . Since 8 (w »u(1 (1I"{r ») , by construction of R, Write W draws a higher ticket than Write 11"{ r). By definition of P, W =Pi (r) or there is a later Write w ' of i such that w' =Pi (r), with a higher ticket than w. But by R 's Read Protocol, the tag of 11"{r) is lexicographically at least as high as the tag of Pi (r ), which is a contradiction.
• Theorem 3. R i8 an atomic n -reader nwriter regi8ter implemented u8ing n 2 atomic 1-reader l-writer register8 and unbounded tags. Therefore Cases I-III below exhaust all possibilities. We do the analysis for a Read receiving the two x 'so (The analysis for a Write is the same, but is unnecessary. Viz, already by a) and b) polling tickets of i with the same name and different draw numbers does not matter for Writes.)
We first note that if rj adopts a ticket from i drawn by Wi then 1 (rj) > 1 (Wi) . This is immediate from the Protocol.
Note, that i 's tickets can be received from i by a write of k, put in view of Ie , send to I and received by I , but are not written by I , for any Ie and I. Hence, if a read rj adopts tickets with the same name but different draw numbers from i , the situation must be either Case I, Case IT, or Case III below.
Case I.
. r _i .
- 
. r_i . . w_l is a directed edge in the Seen graph constructed by r, and x is not a sink, which contradicts 11"(r )=Pi (r) , by the Read Protocol.
--------------------*
• Theorem 8. A is an atomic n -reader nwriter register implemented using n atomic nreader l-writer registers and bounded tag8.
Proof. Each run p associated with A is an atomic run by Lemma's 1 and 7. By Lemma's 4,5 and 6 the draw numbers can be dispensed with: tickets need only have names. The number of discredited tickets in a Write by i equals the number of i 's own tickets in the polled n View fields, n (n -1) Received fields, and n (n -1) Message fields. That is, at most 2n 2_n . Consequently, each processor needs have only 2n 2_n +1 own tickets. The total tag information one needs to store in each register consists of 1 View field, n -1 Received views, n -1 Message views, 1 Flag and 1 Alternatingbit. This comes to a total of less than 4n Footnotes 1 Suppose we have been able to construct an atomic fli~-flOP which can be tested (read) by one component (the reader and set (written) by another component (the writer). How 0 we make an atomic register oC n bits which can be read by one component and written by another? The writer can never write all flip-flops simultaneously, and neither can the reader read all flip-flops simultaneously. It is already a problem how to ensure that the reader gets either the new or the old value. Worse, if the register contains only values consisting of n -bit words with Ie bits equal 1, how do we ensure that a read which overlaps a write does not return a word with =Fie bits equal 1. All registers mentioned in this paper are multivalued unless stated otherwise. 2 I was asked by a person oC quality, whether I had seen any of their Struldbruggs or Immortals.... He told me that 'they] happened to be born with a red circular spot in the Corehead ... an inCallible mark that [they] would never die. The spot ... changed its color; Cor at twelve years old it became green, so continued till five and twenty, then turned to a deep blue; at five and forty it grew coal black ... but never admitted any Curther alterations.... They have no remembrance oC anything but what they learned and observed in their youth and middle age, and even that is very imperCect. And for truth or particulars of any fact, it is safer to depend in common traditions than on their best recollections.... As soon as they have completed the term oC eighty years, they are looked on as dead by the law; their heirs immediately succeed to their estates, ... and the poor ones are maintained at the public charge. ACter that period they are incapable of any employment or trust or profit, ... neither are they allowed to be witnesses in any cause, ... not even for the decision oC meres and bounds. ... their memory will not serve them to carry them through from a beginning of a sentence to its end.... The language of this country always being in flux, the Struldbruggs oC one age do not understand those of another, neither are they able after twohundred years to hold any conversation (Carther than a few general words) with their neighbors the mortals, and thus lie under the disadvantage of living like foreigners in their own country. This was the account iven me of the Struldbruggs, as near as I can remember. lJonathan Swift, U A Voya~e to Laputa, Balnibiri, Glubbdubdrib, Luggnagg and Japan."J
